Built a 16-bit MIPS pipeline processor in Verilog, including customized Datapath and traditional arithmetic (including Multiply), logical, branch, conditional branch, unconditional Jump, data transfer CPU instructions, and some custom-made data transfer instructions.
Customized MIPS Pipeline Processor
